"events", is to use identical parallel microcomputers in a front end to simultaneously analyze separate events. Such a system has been developed at Argonne to serve the needs of the experimental program of ATLAS, a new superconducting heavy-ion accelerator and other on-going research. Using microcomputers based on the National Semiconductor 32016 microprocessor housed in a Multibus I cage, CPU power equivalent to several VAXs is obtained at a fraction of the cost of one VAX. The front end interfaces to a VAX 11/750 on which an extensive user friendly command language based on DCL resides. The whole system, known as DAPHNE, also provides the means to replay data using the same command language. Design concepts, data structures, performance, and experience to date are discussed.
Introduc tion
The construction of a new superconducting heavyion accelerator, ATLAS, at Argonne National Laboratory introduced a new class of experiments whose complexity necessitated the creation of a new data-acquisition system. The new class of experiments are characterized in general by many more parameters per event (-100 vs -10 previously), higher data rates and more complex experimental apparatus to debug. It was also expected that relatively more outside users would participate in the research program. All of these characteristics placed severe demands on the dataacquisition system and to meet them a new system was designed and created. The system is known as DAPHNE (Data Acquisition by Parallel Histogramming and NEtworking) .
The combination of high-data rate, large-event sizes, complexity of experiments, and ease of use places orthogonal requirements on the system. An example of orthogonality is a generalized dataacquisition system that can be used for a complex arbitrary experiment and still be easy to learn for the new user. Another example is the fact that the incoming data has to be transformed, in general, to yield easily interpreted quantities, and yet the transformation is a costly process in terms of CPU usage and hence is orthogonal to the requirement for speed. On the VAX all the data structures are contained in global sections which can be accessed by programs initiated by DCL-like commands. The programs typically are activated, modify the global sections, and then exit. There are no software limits to the number of structures that can exist although defaults are chosen which the user can override. The relationships among the more significant data structures are depicted in Fig. 2 . The user defines the structure of the event types, the quantities to be histogrammed, conditions, windows, linearizations, etc. From these definitions the code to accomplish these tasks is generated for the front-end processors, in the case of real time, and for the VAX in the case of replay. The software concepts are discussed further in Ref. [10] [11] [12] for dead times for the MBD show some scatter but are typically 8 plsec/event and 5.5 psec/parameter, significantly higher than for the event handler. The performance difference manifests itself as an improvement in the data rate capability of the EH as a function of dead time as illustrated in Fig. 3 . A potential disadvantage of the EH is its inability to control more than 2 crates while the MBD's limit is 7. So far, because of the density of modern CAMAC modules, this has not been a problem.
A second bottleneck could occur in the Event Processors. Each processor has approximately the CPU power of the host VAX 11/750, and to date no experiment has been run for which 3 EPs were a limiting factor. It is expected, because of other aspects of the system, that the EPs will only be a bottleneck if the user transformation is exceptionally long and/or complicated. If this situation were to occur the addition of more EPs would solve the problem. The Multibus cage can hold 7 EPs and the system design allows the daisy chaining of multiple Multibuses together although this has not been done to date. We are confident that the lack of sufficient CPU power in EPs will never be a problem regardless of the expected complexity of the user's transformation.
The third potential bottleneck is the interface to the VAX. This bottleneck, in fact, tends to be the one first encountered. The transfer rate from the Multibus to the Unibus has a measured maximum of 420 Kbytes/sec. One reason for this transfer rate limitation is that the data is moved from the Multibus to the VAX a byte at a time by a Z80 direct memory access controller. However, this transfer rate is well matched to the host in the following sense: When data is being transferred to the VAX at the maximum rate and the data stream consists of only buffers of INCs for the VAX to execute then the process which executes those INCs consumes 36% of the available VAX CPU power. The 36% represents 30% used in executing the increment instructions and 6% buffer overhead (innluding interrupt service time). Each Fig. 4 . A pseudoparameter is created whose value is equal to the domain of the window into which the event is his togrammed.
A port to a pVAX II will be done within the year. The software port should be trivial but our current hardware interface has a UNIBUS device. The pVAX uses the Q Bus and modifications to the driver, dictated by the use of a UNIBUS to Q-BUS converter, may have to be done.
A PAUSE/RESUME capability needs to be created so that temporary stops during a run do not create separate files on the output tape.
Some consideration has been given to using the parallel processors during replay. The idea is attractive and some improvement in performance could be expected. However, in the present architecture the overhead in moving buffers from the VAX, where the event tape is read, to the EPs and then receiving the INC buffers does not promise a large benefit for the typical data analysis. One can certainly imagine situations, such as very complicated transformation, where the use of the parallel processors would help, and we will probably implement the feature but it has low priority presently. The logical relationships among the major DAPHNE data structures.
